į	į	1	į	I	;	į	į	į	į	Ī	į	į	1	Ī	į	ŧ	Ĭ	į	į	1	ŧ	į	ŧ	1
ŀ	Ì	1	1	i	į	į	\$ 1	ŧ	ŧ	ŧ	;	į	ŧ	į	ŧ	ŧ	ŧ	ŧ	į	ŧ	ŧ	ŧ	į	ŧ
į	į	ł	į	ł	ļ	į	į	į	1	ł	\$	ł	1	1	ŧ	ŧ	į	ŧ	ŧ	ţ	ŧ	1	ŧ	ŧ
1	į	1	ŧ	1	į	‡	ł	ŧ	1	į	į	ŧ	ì	1	ŧ	1	1	į	į	ŧ	í	į	ŧ	Ì
1	į	1	1	1	į	ı	į	ì	1	1	i	į	1	1	ŧ	ŧ	ŧ	į	ŧ	į	i	1	į	į

DEVICE SERVICE ROUTINE SPECIFICATION

FOR THE

TI-99/4(A) PERSONAL COMPUTER

Copyright 1980 Texas Instruments All rights reserved.

Consumer Group Mail Station 5890 2301 N. University Lubbock, Texas 79414
> TEXAS INSTRUMENTS INCORPORATED

Date: March 28, 1983 Version 2.0

TABLE of CONTENTS

Paragraph

Title

SECTION 1 INTRODUCTION

1.1 Interface in General

SECTION 2 I/O BUS

2.1 I/O Bus Pin Assignments and Descriptions

SECTION 3 HARDWARE STRUCTURE OF DSR

3.1 DSR ROM

3.2 CRU Mapping

SECTION 4 SOFTWARE STRUCTURE OF DSR

4.1 Symbol Definition Block

4.2 Header and Linkage Block

4.2.1 A Sample Program for Header and Linkage Block

4.3 Power-up Routine

4. 4 Interrupt Routine

4.5 Main Device Service Routine

mile and

SECTION 1

INTRODUCTION

This document describes the hardware and software interfaces between the console and peripherals of the TI-99/4 and TI-99/4A Home Computers. The purpose of this document is to provide a reference for third parties who want to design new peripherals for the TI-99/4A family.

1.1 Interface in General Sale Sale

The 99/4x console has a 44-pin male card edge-connector, called the I/O Bus, on its right edge. The I/O Bus contains all the information needed for the console to communicate with the peripherals. It is suggested that each peripheral have its own power supply instead of sharing the voltages with the console through the I/O Bus.

Each peripheral should include a nonvolatile Device Service Routine (DSR) software package to drive the peripheral. The DSR communicates with the console software through certain memory locations. The console software sets up information in these memory locations and passes it to the user-selected peripheral. From there on, the selected peripheral's DSR should have the capability to interpret the information set up by the console software, physically drive the peripheral, and pass the peripheral's data or status to the console software if necessary.

AND THE RESERVE OF THE STATE OF

SECTION 2

. 1/0 BUS

The purpose of this section is to describe the pin assignments of the I/O Bus, functions of I/O signals, sources of Output Signals, and destinations of Input Signals.

2.1 I/O Bus Pin Assignments and Descriptions

Pin #	Notation	1/0	Description
1	+54	0	5V Power Supply
, j	SBE	· 0	Low when MPU read from >90xx or write
randis <mark>T</mark> alanda Lagan		• • • • • • • • • • • • • • • • • • •	to addreses >94xx memory
3	RESET	0	Master Reset, low active
4	EXT INT	I	External Interrupt, low active
5	A5	0	Address Bit 5
5 6 7	A10	0	Address Bit 10
7	A4	0	Address Bit 4
8	A11	0	Address Bit 11
7:	DBIN	*,	Derived from MPU's DBIN pin, same parity
10	A3	0	Address Bit 3
11	A12	ŏ	Address Bit 12
12	READY	I	If device or memory is ready after being addressed by MPU in memory R/W cycle, device or memory should cause this input to go high
13	COAD	I	To 9900's LOAD pin
14	A8	0	Address Bit 8
15	A13	0	Address Bit 13
16	A14	0	Address Bit 14
17	A7	0	Address Bit 7
18	A9	0	Address Bit 9
19	CRUOUT/A15	0	CRU Output/Address Bit 15, LSB
20	A2	0	Address Bit 2
21	GND		Signal Ground

Pin #	Notation	I/O ===	Description
23 22	CRUCLK		Inversion of MPU's CRUCLK pin Signal Ground
24 25	PHI3	0	Inversion of Phase 3 Clock Signal Ground
26	WE	0 ~	Derived from MPU's WE pin. same
27	GND		Signal Ground
28	MBE	0	Low when MPU addressing >4000 - >5FFF
29	A6	0	Address Bit 6
30	Ai	0	Address Bit 1
31	AO	0	Address Bit O. MSB
35	MEMEN	O.	Derived from MPU's MEMEN pin, same parity
33	CRUIN	I	CRU Input to MPU
34	7ס	1/0	Data Bus-Bit 7, LSB
35	D4	I/O	Data Bus Bit 4
36	D6	1/0	Data Bus Bit 6
37	DO	1/0	Data Bus Bit O, MSB
38	D5	I/O	Data Bus Bit 5
3 7	D2	1/0	Data Bus Bit 2
40	D1	1/0	Data Bus Bit 1
41	IAG		MPU's IAQ pin
42	DЗ	1/0	Data Bus Bit 3
43	-5V	0	-5V Power Supply
44	AUDIO IN	I	To Sound Generator Controller's AUDIO IN pin

The second of the second section is the second section of the second section in the second section is the second section of the second section in the second section is the second section of the second section in the second section is the second section of the second section in the second section is the second section of the second section in the second section is the second section of the second section of the second section is the second section of the se

SECTION 3

HARDWARE STRUCTURE OF DSR

3.1 DSR ROM

Normally, a DSR is written in 9700 Assembly Language and is installed in a ROM, which is itself part of the TI-97/4A family's peripheral. All DSRs must begin at address >4000 and should not exceed >5FFF. All of the eight data pins of the DSR ROM must be buffered before being connected to the data bus of the I/O Bus. This buffer is enabled and disabled by a preassigned CRU output bit which is controlled by the console software, so that not more than one DSR is accessed at any time.

3.2 CRU Mapping

The CRU I/O is used by the system to access the peripherals, if the speed of data transfer is not too crucial. The decoding format for the CRU addressing is indicated as:

AO A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15/CRUOUT O O O User ID Device CRU I/O Bit Decode O

The CRU address space, ranging from >O to >1FFE with AO, A1, A3, and A15 unused, is broken into eight blocks of 512 bits each. The User ID, indicated through the Address Decoding of A3, A4, and A5, represents each of the 512 bit blocks. They are assigned as follows:

MPU Address	АЗ	A4	A5	Assignment						
0000-03FE 1000-13FE 1400-17FE 1800-18FE 1000-1FFE	-		-	Console Use TI Peripheral Space #1 TI Peripheral Space #2 TI Peripheral Space #3 TI Peripheral Space #4						

The standard device decoding through A6 and A7 gives a total of four device blocks within each User ID Block. The CRU I/O bit decoding through A8-A14 allows 128 addressable bits each of input

1000 - 1000 -

The section of the se

(4) 株式(1) 株 (1) (東京) (1) (2) (2)(5) (2) (2) (2) (2) (2) (2) (2)(6) (2) (2) (2) (2) (2) (2) (2)(7) (2) (2) (2) (2) (2) (2) (2) (2)

The second secon

and output. In the 128 CRU Dutput bits, the first bit, with A8-A14 all O's, is reserved for enabling the Data Buffer of the DSR ROM in each peripheral as mentioned in the last subsection. Setting this bit to logic one enables the DSR ROM, while setting it to logic zero disables the DSR ROM.

and the second s

entre transport of the second of the second

医电影电影 医多种 医皮肤

. ...

SECTION 4

THE STATE OF THE SECTION OF THE SECT

SOFTWARE STRUCTURE OF DSR

A DSR must follow a specific format in order to communicate with the console software properly. The purpose of this predefined format is to let the console software have the least overhead and the DSR have the maximum flexibility in device servicing.

A DSR, in general, contains the following elements:

- * Symbol Definition Block
 - * Header and Linkage Block
 - * Main Device Service Routine
 - * Power-up Routine(optional)
 - * Interrupt Routine(optional)

- Each of the above elements will be discussed in detail in the following sections.

4.1 Symbol Definition Block

The Symbol Definition Block serves two purposes. First, equates frequently used data or addresses with symbols for ease of recognition. Secondly, it specifies the CPU RAM location in a certain way so that each DSR can be used around future and many arms existing, TI-99/4A sfamily members, such as the TI-99/4, with the least modification. The first purpose is common in every program, but the second one needs more explanation.

> Each model in this family has a different memory structure within the console. Therefore, care must be taken in handling memory addressing in a DSR so that the DSR can support future Home Computer models. The console software always enters the DSR through the instruction:

BL *R9

where R9 contains the DSR entry address. Upon entry of the DSR,

the Workspace Pointer contains the beginning address of the Register File, which the console software uses. If all the CPU RAM which the DSR may access is predefined with respect to this Workspace Pointer, the DSR does not have to know the memory map of each console. The DSR can address the CPU RAM through Indexed Addressing via the Workspace Pointer. For example, if one wants to move the contents of a CPU RAM (having a displacement [DISP] with respect to the Workspace Pointer) to RO, do the following:

ENTRY STWP R4 Entry of the DSR MOV @DISP(R4), RO

Some of the frequently used CPU RAM's symbols and locations are listed below.

The state of the s

The state of the s

化维度 医二氏管 电压量器

PAD	EQU	->E0	Start of CPU RAM in 99/4 console
FAC	EQU	PAD+>4A	Start of 36 bytes available to DSR
ROLB	EQU	PAD+>E1	Lower byte of RO
RILB	EQU	PAD+>E3	Lower byte of R1 🚭 💮
•			
R15LB	EQU	FAC+>FF	Lower byte of R15
OPCODE	EQU	FAC+>0	Beginning of PAB, I/O oper∉tion code
FLGSTS	EQU	FAC+>1	PAB - Flag/Status
BUFADR	EQU	FAC+>2	PAB - Data Buffer Address
LRECLN	EQU	FAC+>4	PAB - Logical Record Length
CHRCNT	EQU	FAC+>5	PAB - Character Count
RECNUM	EQU	FAC+>6	PAB - Record Number
SCNOFF	EQU	FAC+>8	PAB - Screen offset
OPTLEN	EQU	FAC+>9	PAB - Option Length
DEVLEN	EQU	FAC+>10	PAB - Device Length
PABVDP	EQU	FAC+>12	PAB - Pointer to PAB in VDF RAM
VWA	EQU	>8002	Address for VDP Write-Adddress operation
GRD	EQU	>9800	Address for GROM Read-Data operation
		, et	1997年(1998年) - 1997年 - 1998年 -

4.2 Header and Linkage Block

The DSR must contain a certain header starting at 34000 so that the linkage to the console software can be established properly. This header contains the following information:

- * Validation flag(>AA)
 - * Name(s) of device(s) being serviced by this DSR (the device name should be 7 characters or less)
- * Entry point(s) of the device(s) being serviced by this DSR
 - * Entry point of Power-up Routine, if necessary
 - * Entry point of Interrupt Routine, if necessary

4.2.1 A Sample Program for Header and Linkage Block.

This section gives an example of the Header and Linkage Block in a typical DSR. The syntax of DX10 Assembler is obeyed in this program. DX10 Assembler Language is similar to, but not identical with, the TI Editor/Assembler. Information on the language can be found in the 9900 Family Systems Design and Data Book.

*			*
* 5	Sample Program S	Showing DSR Header Format	*
*			*
******	****	***********	***
ROF	RG >4000	Start of DSR	
	TE >AA	Telling console this is	a valid DSR
BY1	FE 1	Version #	
DAT	ra o	Not used in DSR calls, s	
. DA 1	TA PWRLNK	Power-up Routine's Link.	'PWRLNK'
		is replaced by 'O' if	
		set up is not necessar	
	ra o	Not used in DSR calls, 1	
DA]	A DSRLNK	DSR Link, CAN'T be '0' h	
DAT	ra o	Not used in DSR calls, 1	
, DAT	TA INTLNK	Interrupt Routine's Link	
1969		is replaced by 'O' if is not used	interrupt
. DAT	TA 0	Not used in DSR calls, l	eave it 'O'
*, . ,	This Power-up	Routine can be omitted if porn is not necessary for this p	шет-ир
PWRLNK DAT	A 0	Linkage, set to O	

Entry point of power-up routine

Name length, set to O

BYTE 0

DATA PWRUP

	EVEN	* * * * * * * * * * * * * * * * * * *							
	Date 7 Aur. 1			*	1	5w	₩.	·\$.*	
	•								
PWRUP				Entry c	f pow	er-up	routi	ine	
				`n .	r. 8 · .	r 51.		;	
,	В	*R11		Return	toco	nsole	softe	ware th	rough
				#R11	(It	must	not be	e destr	royed)
*				367					
# No	te: 7	This Interr	upt Rou	tine ca	in be	omitt	ed if	Inter	rupt
*	F	Request is	never i	ssued t	y thi	s per	ipher	al	
*		-							
INTLNK	DATA	0	%.	Linkage	, set	to			
		INTDSR		Entry p	oint	of th	e-Int	errupt	Routine
	BYTE	0	41.	Name 1	eng th	"set	to O		
	EVEN		¢		سوران و	i kara i 13 ulija	i e i i	<u>.</u>	
				r a de la company					
	•								
INTDSR			Entry o	finte	rupt	routi	กย		* . 1
	•		ifin			est_t	Low_r	ure_be	ripheral
	•			= t1	rue			• • • • • • • • • • • • • • • • • • • •	
	•		then	\$ * *	·	•		211	
	•		be	gin [*] in	terrup	t_ser	.A166	; 	
	•		_p ?	re	set in	Terru	pt_re	questi	
	•				to INT	FND			
	•		er						
	•		6126	goto II	A I CIAD!				
		×0.11	i .	Return	+~ ~~	neole	enft.	ware t	hrough
INTEND	B	*R11						e dest	
	•		•	VIV. T.	120	1110 3 V			
*	•								
*	24.24.24	Main Device	Servic	e Rout	ine." A	ໂຮຣບທີ່ວ່	ina th	ree de	vices.
*	***	with names	'DEVICE	E'. 'DE'	VIC/1	', 'DE	VIC/2	', are	
*	***	supported i	n this	perion	eral.				
*		soppo, oud r					40.		
**	DATA	DSRLK2		Linkag	e to n	ext c	levice	field	
# W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ENTRY1		Entry	point	of 1s	;t [°] dev	ice	
	BYTE		er, "	Name 1					
		'DEVICE'	*	Name o					
	EVEN								
DSRLK2		DSRLK3		Linkag	e to n	ext c	levice	field	
	DATA	ENTRY2		Entry					
	BYTE	7		Name 1		4		ice	
	TEXT	'DEVIC/1'	tu.	Name o	f 2nd	devic			
	EVEN						m 2*	***	
DSRLK3				Linkag	e to n	ext o	levice	Pield	(none)
	DATA	ENTRY3		Entry	point	of Gr	d-dev	ice	
	BYTE	7		Name 1	eng th	of 3t	'd dev	ice	

TEXT 'DEVIC/2'
EVEN

Name of 3rd device

ENTRY1

Entry of 1st device servicing

ENTRY2

Entry of 2nd device servicing

ENTRY3 .

Entry of 3rd device servicing

EXIT INCT R11

Return to console software through *Rii (It must not be destroyed).

4.3 Power-up Routine

For some peripherals, it is necessary to initialize the hardware at power-up time. It is suggested that a power-up routine be included to do the initialization through software for these pheripherals. Power-up Link should be set in the Header Field as described above.

Power-up routines are executed whenever the system is reset by either hardware or software. The console software searches all peripheral DSRs for power-up routine addresses and executes them, if they are found. Each power-up routine can use RO-R1O. Upon entry, R12 is set to the beginning address of the CRU space for that peripheral DSR (note that this address is used to enable the DSR ROM). R11 contains the return address. R13 and R15 contain the memory-mapped addresses of GROM Read Data and VDP Write Address, respectively. All VDP and GROM operatons can be indexed from these 2 registers. The power-up routine may use VDP RAM from O to the location pointed to by CPU RAM >70, offset from (Workspace Pointer - >EO). It can use all CPU RAM except location >55, >6D and >CO through >DF offset from (Workspace Pointer ->EO).

All power-up routines must return with:

B *R11

37 37

2 100

4.4 Interrupt Routine

If the peripheral issues Interrupt Request to the 9900 CPU, the DSR should also include an interrupt routine and Interrupt Link in the Header as described above. Every interrupt that is not recognized as a console interrupt (VDP or 9901 Timer) causes the console software to execute every interrupt routine it can find. The interrupt routine must check to see whether the Interrupt Request is raised by this peripheral. If it is not, exit by:

B *R11

Upon entering the DSR interrupt service routine, the Workspace Pointer is >83EO. The interrupt routine may use R1-R8, and R1O. R8 must be cleared before exiting the DSR. All other registers must be kept as they are. The contents of R11-R15 are the same as those of the Power-up Routine Section. The interrupt routine and Main DSR can split the allocation of CPU RAM from >4A to >6D offset from (Workspace Pointer - >EO).

All interrupt routines end with B *R11. Interrupt Request raised by the peripheral must be cleared before exit.

4.5 Main Device Service Routine

When the DSR processing is completed, exit by performing the following:

INCT R11 B *R11

entre provincia de la companya de l La companya de la co

.